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Optimal edge termination for high oxide reliability 
aiming 10kV SiC n-IGBTs 
 
S. Perkins, M. Antoniou, Amit K. Tiwari, A. Arvanitopoulos, K. N. Gyftakis,  
T. Trajkovic, F. Udrea, N. Lophitis. 
 
Abstract— The edge termination design strongly affects the 
ability of a power device to support the desired voltage and its 
reliable operation. In this paper we present three appropriate 
termination designs for 10kV n-IGBTs which achieve the 
desired blocking requirement without the need for deep and 
expensive implantations. Thus, they improve the ability to 
fabricate, minimise the cost and reduce the lattice damage due 
to the high implantation energy. The edge terminations 
presented are optimised both for achieving the widest immunity 
to dopant activation and to minimise the electric field at the 
oxide. Thus, they ensure the long-term reliability of the device. 
This work has shown that the optimum design for blocking 
voltage and widest dose window does not necessarily give the 
best design for reliability. Further, it has been shown that 
Hybrid Junction Termination Extension structure with Space 
Modulated Floating Field Rings can give the best result of very 
high termination efficiency, as high as 99%, the widest doping 
variation immunity and the lowest electric field in the oxide.   
 
Index Terms — IGBT, Oxide, Performance, Reliability, 
Silicon Carbide, Termination, UHV. 
I. INTRODUCTION 
ignificant progress has been made in the development 
of Silicon Carbide (SiC) >10kV IGBT devices[1]–
[4], yet, no commercial 4H-SiC Ultra High Voltage 
(UHV) IGBTs are currently available. The presence 
of large quantities of defects including micropipes, 
dislocations, stacking faults, fixed charges at the Silicon 
Dioxide (SiO2) interface and growth difficulties has 
obstructed commercial realization [5], [6]. Nevertheless, with 
continuing growth refinements and design improvements, 
4H-SiC MOS based devices are now widely available at up 
to 1.7kV.   
 Increased challenges due to 4H-SiC’s high critical electric 
field (2~3 MVcm−1) [7] have placed considerable concern for 
the reliability of the oxide/insulator. The critical electric field 
of intrinsic SiO2 is ~10 MVcm−1, however, it is advisable to 
suppress the electric field in SiO2 below 4 MVcm−1 [8], 
particularly when considering devices for elevated 
temperatures and large oxide layers, whose failure is dictated 
by extrinsic failures [9] and therefore, may suffer premature 
Time Dependent Dielectric Breakdown (TDDB).  
The suppression of this electric field in SiC UHV power 
devices enables the necessary blocking voltage (Vbr) for 
functional use to be achieved. For practical power devices, 
the three-Dimensional junction curvature effect needs to be 
addressed and substantially suppressed to achieve a high Vbr. 
The complexity of termination designs is further exacerbated 
by virtually no diffusion of impurities in SiC which in turn 
makes the formation of deep and graded junctions impossible 
[10]. Consequently, the main blocking junction is in a closer 
vicinity to the interface with the oxide and in addition the 
curvature effects can become more intense. This is 
subsequently, intensified when higher blocking voltages are 
targeted, e.g. for UHV devices, where the electrostatic 
potential needs to be supported along thicker and wider 
semiconductor regions.  
Although, several authors have demonstrated promising 
edge termination designs for UHV SiC power devices 
including bevel junctions, Junction Termination Extension 
(JTE), Floating Field Rings (FFR) and hybrid JTE Space 
Modulated Floating Field Rings (JTE SM-FFR) designs 
[11]–[15], few works have been conducted which analyze the 
electric field within the termination oxide.  
In this paper we performed extensive and systematic 
Technology Computer Aided Design (TCAD) modelling and 
simulations with scope to identify and analyse the UHV 
termination techniques for 4H-SiC n-channel IGBTs. To 
ensure accurate results, the physics parameter set of 4H-SiC 
was updated and a comprehensive list of physics models were 
used. Further, the impact of those termination designs on the 
electric field at the oxide is studied and the termination is 
optimised to achieve the widest possible immunity to dose 
variations whilst at the same time to keep the electric field at 
the oxide minimal. The latter would guarantee high 
reliability, reduced field emission and hot carrier injection. 
All termination designs are making use of shallow implants, 
i.e. those which can be achieved with implantation energies 
lower than 800 keV.  
S 
S. Perkins, A. Arvanitopoulos and N. Lophitis are with the Institute for 
Future Transport and Cities, Coventry University, Coventry, CV1 2HJ, 
UK. (e-mail: n.lophitis@coventry.ac.uk). 
K. N. Gyftakis is with the School of Engineering, University of Edinburgh, 
UK (e-mail: k.n.gyftakis@ieee.org). 
M. Antoniou is with the School of Engineering, University of Warwick, 
Coventry, UK (e-mail: marina.antoniou@warwick.ac.uk). 
A. K. Tiwari, T. Trajkovic and F. Udrea are with the Department of 
Engineering, University of Cambridge, Cambridge, CB2 1PZ, UK. 
(e-mail: akt40@cam.ac.uk).  
 The remaining sections of this paper are presented as 
follows; in section II the simulation setup and parameters are 
stated. In section III the simulation results and discussion are 
presented and finally in section IV this paper’s conclusion is 
presented.  
II. SIMULATION SETUP AND DEVICE DESIGN  
Three different termination structures are modelled: A 
Single Zone Junction Termination Extension shown in Fig. 
2, a DZ JTE shown in Fig. 5 and a hybrid DZ JTE SM-FFR 
shown in Fig. 9. A typical cross-section for the n-IGBT is 
shown in Fig. 1. The n-drift region, p+ injector and n+ 
buffer/field stop layers are identical in the active and the 
termination region of the device. Details on how these meet 
the requirements for >10kV high temperature operation are 
discussed in [16]. 
 
 
To achieve accurate modelling of the 4H-SiC material 
performance, accurate and appropriate physics models and 
parameters need to be used.  Unless otherwise specified, the 
parameters used for this work reflect those in [17]. The 
phenomenon of impact ionization and therefore, breakdown 
due to avalanche in this work is modelled with the Okuto-
Crowell model as per Eq. (1) and Table 1. 
 
ߙሺܨ௔௩௔ሻ = ܽ൫1 + ܿሺܶ − ଴ܶሻ൯ܨ௔௩௔ఊ exp ൤−ቀ௕ሾଵାௗሺ்ି బ்ሻሿிೌ ೡೌ ቁ
ఋ൨  (1) 
 
 
TABLE I: OKUTO-CROWELL AVALANCHE PARAMETERS [18] 
 
To account for the three-Dimensional junction curvature 
effect simulations, assume a cylindrical geometry of 120µm 
and were simulated at 300K. 
III. RESULTS AND DISCUSSION 
A. Single Zone Junction Termination Extension  
Fig. 2 illustrates the schematic view of the proposed 
cross-sectional SZ-JTE termination. The design features a 
transition region, JTE region, spacer and field stopper. 
  
  
 The realized breakdown voltage in SZ-JTE structures has 
a strong dependency on the doping, length and depth of the 
JTE region [15]. Fig. 3 shows the simulated breakdown 
voltage as a function of the doping concentration for the 
conventional SZ JTE structure, the breakdown voltage 
increases with the JTE doping, reaching a maximum value of 
11.6 kV (87% of ideal value) at the JTE doping of 9.5x1016 




The activation of the implanted dopants can fluctuate 
across the wafer. Also, the exact amount activated is very 
difficult to control or know in advance. This presents 
considerable process reliability concerns as small variations 
in the activated implanted dopants may dramatically reduce 
the breakdown voltage. It is therefore, desirable to design 
significantly more robust termination designs which mitigate 
the fluctuations in the implanted dopants.  Hence expanding 
the doping window is of a primary concern.  
Symbol Electrons Holes Unit 
    
A 1.43x105 3.14x106 V-1 
B 4.93x106 1.18x107 V/cm 
C 6.30x10-3 6.30x10-3 K-1 
D 1.23x10-3 1.23x10-3 K-1 
Γ 0 0 1 
Δ 2.37 1.02 1 
Fig. 1  Cross-sectional schematic of an active planar 4H-SiC n- IGBT 
and table of doping concentrations 
Fig. 2 Cross-sectional schematic of proposed SZ-JTE structure. 
Fig. 3 Blocking Voltage as a function of active doping concentration for 
the SZ-JTE structure. 
The peak blocking capability is achieved when the 
termination is optimized, i.e. when the peak electric fields are 
distributed evenly at breakdown. Fig. 4 displays the electric 
field distribution at the surface and JTE junction for the JTE 





As evident from Fig. 4, the maximum electric field is 
equally distributed between the edge of the transition region 
and JTE region. Thus, indicating that electric field crowding 
is significantly higher at these locations. In addition, denoting 
that any further optimization to improve the design’s 
robustness should be carried out to alleviate the electric field 
here, one solution is the development of a second JTE region. 
  Furthermore, Fig. 4 also presents additional concerns into 
the excessive electric field at the surface which may result in 
excess leakage current, breakdown walkout and premature 
breakdown [19].  
B. Double Zone Junction Extension Termination 
 The schematic cross-sectional view of the proposed DZ-
JTE structure is shown in Fig. 5. The DZ-JTE is similar to the 
SZ-JTE presented in Fig. 2  however, the JTE region is split 
up into two separate regions where JTE1 has a higher doping 
concentration and longer width than JTE2. The depth of JTE1 
and JTE2 implantations (d in Fig. 5) is kept at 0.8μm and the 
total termination length at ~500-510μm. The authors 
demonstrated with simulations not included in this paper that 
the ratio of 3:2 of JTE1 and JTE2 yielded the greatest 




 Fig. 6 is a contour plot displaying the breakdown voltage 
of the DZ-JTE as a function of the JTE1 and JTE2 doping 
concentrations. It is clear from Fig. 6 that the maximum 
breakdown voltage has been increased compared to the single 
zone, reaching 13.4 kV (99% of ideal value) with a JTE1 
doping of 1.1x1017 cm−3 and a JTE2 doping of 8x1016 cm-3. 
The proposed DZ-JTE termination design allows a 25% 
deviation in doping concentrations, whilst still achieving the 




 The peak electric field within the oxide at breakdown for 
different doping variations for the DZ-JTE is shown in Fig. 
7. The electric field contours can be overlapped with those of 
BV in Fig. 6, to find the optimum DZ-JTE design. There 
exists a through of electric field strength which covers a range 
of doping values that also give the desired blocking voltage 
and high dose window variation. The DZ-JTE termination 
design achieves >13kV with a doping of JTE1 of 1.1x1017 
cm-3 and JTE2 of 8x1016 cm-3 or 6x1016 cm-3 however, 6x1016 
cm-3 provides a reduction in the peak electric field in the 
oxide by over 25% at the cost of ~110V. Therefore, 
illustrating a trade-off with blocking voltage and the peak 
Fig. 4 Electric field distribution for the 9.5x1016 cm-3 concentration for 
the SZ-JTE structure. C1 is at the surface of the semiconductor, just 
below the interface with the oxide. C2 is along a Y-cut line that passes 
from the peak electric field. 
Fig. 6  DZ JTE structure contour plot of BV in kV as a function of the 
JTE1 doping concentration and JTE2 doping concentration 
Fig. 7 DZ JTE structure contour plot of Max Electric field in the 
termination oxide at Breakdown in MV/cm as a function of the JTE1 
doping concentration and JTE2 doping concentration.
×
Fig. 5 Cross-sectional of proposed DZ JTE structure. 
electric field in the termination oxide. The optimum design is 
the one which sits in the electric field through and it is 
indicated with an x in Fig. 6. The highest electric field in the 
oxide is 1.7MV/cm, well below the desired <4MV/cm to 




The electric field distribution at the semiconductor surface 
and JTE junction for the DZ-JTE with a JTE1 doping of 
1.1x1017 cm-3 and JTE2 doping of 6x1016 cm-3 is presented in 
Fig. 8. The peak electric field is somewhat equally distributed 
across the DZ-JTE structure, with the transition and JTE2 
edges experiencing slightly higher electric field crowding 
than the edge of JTE1. This suggests that further optimization 
can be achieved if regions are introduced which supress these 
peak electric fields. Furthermore, compared to the SZ-JTE 
the electric field observed at the surface is more evenly 
distributed across the structure indicating a greater reliability 
of performance compared to that of the SZ-JTE.  
 
C. Hybrid Double Zone  Junction Termination Extension  
with Space Modulated  Floating Field Rings 
 
The cross-sectional view of the proposed Hybrid DZ-JTE 
SM-FFR structure is shown in Fig. 9. The Hybrid DZ JTE-
SM-FFR is identical in dimensions to the DZ-JTE however, 
it incorporates space modulated floating field rings. 
Additional simulations not included here were performed for 
the optimization of the hybrid structure. The optimal design 
requires two different initial ring space, 4.5μm for the first 
ring space in JTE2 is at 4.5μm and the first ring space in the 
spacer region, just after the end of JTE2 is 2µm. There exist 
10 rings in JTE 2 and 19 in the spacer region. The ring space 





 Fig. 10 is a contour plot displaying the breakdown voltage 
of the Hybrid DZ-JTE SM-FFR structure as a function of the 
JTE1 and JTE2 doping concentrations. The maximum 
breakdown voltage is similar to the DZ-JTE structure, 
achieving maximum value of 13.5 kV (99% of ideal value) 
with a JTE1 doping of 1.1x1017 cm−3 and a JTE2 doping of 
8x1016 cm-3. In addition, the proposed Hybrid DZ-JTE SM-
FFR design allows a 30% deviation in doping concentrations, 
whilst still achieving the required blocking voltage of 10kV. 
The Hybrid DZ-JTE SM-FFR introduces additional 
complexities in the process steps. However, this can be 
simplified with uniform doping selections for the JTE and 
ring regions, as simulated in this work. 
 
 
As mentioned before, reductions in the electric field will 
inevitably produce more reliable performance, particularly if 
the electric field in the oxide is contained below 4 MVcm−1.  
Fig. 12 shows a significant reduction in the electric field 
compared to that of the DZ-JTE structure. Like the SZ-JTE 
the DZ-JTE presents the need for the trade-off of blocking 
voltage and the peak electric field in the termination oxide to 
Fig. 8 Electric field distribution for the 1.1x1017 cm-3 and 6x1016 cm-3 
concentration for the DZ-JTE structure. 
Fig. 10 Hybrid DZ-JTE SM-FFRs structure contour plot of BV in kV as 
a function of the JTE1 doping concentration and JTE2 doping 
concentration.
Fig. 11 Hybrid DZ-JTE SM-FFRs structure contour plot of Peak Electric 
field in the termination oxide at Breakdown in MV/cm as a function of 
the JTE1 doping concentration and JTE2 doping concentration. 
Fig. 9 Cross-sectional of proposed Hybrid DZ-JTE SM-FFRs structure.
be considered. This can be again illustrated by choosing a 
termination design that achieves >13kV. It can be achieved 
with a doping of JTE1 of 1.1x1017 cm-3 and JTE2 of 8x1016 
cm-3 or 6x1016 cm-3 however, 6x1016 cm-3 provides a reduction 
in the peak electric field in the oxide by approximately 20% 
at the cost of ~100V.  
 
           
 
     The electric field distribution at the surface and JTE 
junction for the hybrid DZ-JTE SM-FFR with a JTE1 doping 
of 1.1x1017 cm-3 and JTE2 doping of 6x1016 cm-3 is presented 
in Fig. 12. The peak electric fields are distributed over the 
JTE and FFR edges across the termination structure, with the 
transition edge experiencing highest electric field, suggesting 
significant crowding occurs at that point. The surface electric 
field is largely distributed across the latter part of the 
structure and subsequently a ~50% is seen compared to that 
of the DZ-JTE. 
IV. CONCLUSION 
 
 In this paper, we have presented three optimized 
termination designs which enable the fabrication of a >10kV 
n-IGBT. We emphasized and demonstrated the electric field 
in the termination oxide can be significantly supressed with 
the choice of termination design and appropriate doping 
concentrations, without significant reductions in the 
termination’s blocking capabilities. We showed that the DZ-
JTE and the Hybrid DZ-JTE SM-FFR with JTE1 at 
1.1x1017cm-3 and JTE2 at 6x1016cm-3 can supress the peak 
electric field in the termination oxide by 25% and 20% 
respectively, whilst only sacrificing ~1% of blocking ability. 
Indeed, as shown in this work, sole optimization of blocking 
voltage and doping concentration window will not provide 
the most optimal termination design for reliability.      
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